

CD4073B, CD4081B, CD4082B Types

CMOS AND Gates

High-Voltage Types (20-Volt Rating)

CD4073B Triple 3-Input AND Gate CD4081B Quad 2-Input AND Gate CD4082B Dual 4-Input AND Gate

■ CD4073B, CD4081B and CD-4082B AND gates provide the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates.

The CD4073B, CD4081B, and CD4082B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).


Features:


- Medium-Speed Operation -- tpLH, tpHL = 60 ns (typ.) at VDD = 10 V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at V_{DD} = 5 V

2 V at V_{DD} = 10 V

- 2.5 V at V_{DD} = 15 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Discription of 'B' Series CMOS Devices"





MAXIMUM RATINGS, Absolute-Maximum Values:

| (V _{DD}) | DC SUPPLY-VOLTAGE RANGE, (VDD) |
|---|--|
| minal)0.5V to +20V | Voltages referenced to VSS Terminal) |
| PUTS | |
| NPUT | DC INPUT CURRENT, ANY ONE INPUT |
| | POWER DISSIPATION PER PACKAGE (P |
| 500mW | For TA = -55°C to +100°C |
| Derate Linearity at 12mW/ ^o C to 200mW | |
| PUT TRANSISTOR | DEVICE DISSIPATION PER OUTPUT TRA |
| NPERATURE RANGE (All Package Types) 100mW | FOR TA = FULL PACKAGE-TEMPERAT |
| NGE (T _A) | OPERATING-TEMPERATURE RANGE (TA |
| GE (T _{sto}) | STORAGE TEMPERATURE RANGE (Tsto) |
| SOLDERING): | LEAD TEMPERATURE (DURING SOLDER |
| .59 ± 0.79mm) from case for 10s max | At distance 1/16 \pm 1/32 inch (1.59 \pm 0.7 |


RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| OUADACTEDICTIC | LIM | | |
|---|------|------|-------|
| CHARACTERISTIC | MIN. | MAX. | UNITS |
| Supply-Voltage Range (For T _A = Full Package Temperature Range) | 3 | 18 | v |


DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C, input tr,tf=20 ns, and CL=50 pF, RL=200 k Ω

| CHARACTERÍSTIC | TEST COND | TIONS | ALL T | UNITS | |
|--|-----------|--------------------------|-----------------|------------------|-------|
| CHARACTERIGHT | | V _{DD} Volts | TYP. | MAX. | UNITS |
| Propagation Delay Time, [†] PHL ^{, †} PLH | | 5 10 15 | 125 60 45 | 250 120 90 | ns |
| Transition Time, ^t THL ^{, t} TLH | | 5 10 15 | 100 50 40 | 200 100 80 | ns |
| Input Capacitance, C _{IN} | Any Input | - | 5 | 7.5 | pF |



STATIC ELECTRICAL CHARACTERISTICS

| CHARACTER | CONDITIONS | | | LIMITS AT INDICATED TEMPERATURES (°C) | | | | | | UNITS | | | | |
|------------------------------------|-------------------|---------------|------------|---------------------------------------|-------|-------|-------|-------|-------------------|-------|----------------|--|--|--|
| ISTIC | Vo (V) | VIN (V) | VDD (V) | 55 | -40 | +85 | +125 | Min. | +25 Typ. | Max. | | | | |
| Quiescent Device | | 0,5 | 5 | 0.25 | 0.25 | 7.5 | 7.5 | _ | 0.01 | 0.25 | | | | |
| Current, | ÷ | 0,10 | 10 | 0.5 | 0.5 | 15 | 15 | _ | 0.01 | 0.5 | | | | |
| IDD Max. | | 0,15 | 15 | 1 | 1 | 30 | 30 | - | 0,01 | 1 | <u></u> дА | | | |
| 1 . is 21 | | 0,20 | 20 | 5 | 5 | 150 | 150 | _ | 0.02 | 5 | | | | |
| Output Low | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | | <u>├</u> ────┤ | | | |
| (Sink) Current | 0,5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | - | • | | | |
| IOL Min. | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 34 | 6.8 | _ | · · . | | | |
| Output High | 4.6 | 0,5 | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | -1 | - | mA | | | |
| (Source) Current, IOH Min. | 2.5 | 0,5 | - 5 | 2 | -1.8 | -1.3 | 1.15 | -1.6 | -3.2 | - | - | | | |
| | 9.5 | 0,10 | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | - | | | | |
| | 13.5 | 0,15 | 15 | -4.2 | -4 | -2.8 | 2.4 | -3.4 | -6.8 | - | | | | |
| Output Voltage: | | 0,5 | 5 | | 0 | .05 | | | 0 | 0.05 | | | | |
| Low-Level, | | 0,10 | 10 | 1 | 0 | .05 | | | 0 | 0.05 | - | | | |
| VOL Max | 10 7 – 513 | 0,15 | 15 | | 0.05 | | | - | 0 | 0.05 | - v | | | |
| Dutput Voltäge: | - | 0,5 | 5 | 4.95 | | | 4.95 | 5 | | - × | | | | |
| High-Level, | - | 0,10 | 10 | | 9.95 | | | | 10 | - | | | | |
| VOH Min. | <u>.</u> | 0,15 | 15 | 14.95 14.95 15 | | | | - | | | | | | |
| Input Low | 0.5 | - | 5 | 1.5 — — | | | | | - | 1.5 | | | | |
| Voltage; | 1 | · _ | 10 | 3 | | | | _ | _ | 3 | - | | | |
| VIE Max. | 1.5 | - | 15 | 4 | | | | 4 | | | | | | |
| Input High Voltage, VIH Min. | 0.5,4.5 | . | 5 | 3.5 | | | | 3.5 | — | — | . V | | | |
| | 1;9 | - | 10 | 7 | | | | 7 | _ | | | | | |
| | 1.5,13.5 | | 15 | 11 11 | | | | - | | | | | | |
| Input Current IIN Max. | | 0,18 | . 18 | ±0.1 | ±0.1 | ±1 | ±1 | - | ±10 ⁻⁵ | ±0.1 | μA | | | |






Fig. 2 - Logic diagram for CD4081B (1 of 4 identical gates).





Fig. 3 - Typical voltage transfer characteristics.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS




Fig. 5 — Typical output low (sink)

